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ABSTRACT 
This paper is concerned with the dynamic range of continuous time 
CMOS current mode circuits. As a representative current mode de- 
vice a class AB current conveyor is examined. First, the voltage in- 
put range of the high impedance Y input is investigated. Next, the 
current input range of the low impedance X input is investigated. It 
is compared to the thermal noise in the X to Z signal path in order to 
evaluate the dynamic range, and the dependencies of the dynamic 
range on the supply voltage and the transistor lay-out is derived, 
both for the situation where the conveyor is used over a narrow fre- 
quency band and for the situation where the conveyor is used over 
the full bandwidth achievable. Finally, the optimisation of the cur- 
rent input range is related to the distortion characteristics and it is 
pointed out that to a first order approximation the distortion is in- 
dependent of the current range. 
1. INTRODUCTION 
Current mode signal processing has been advocated as a candidate 
for low voltage, high speed signal processing for several reasons 
[I]. One reason is that in true current mode signal processing the 
nodes are kept at a low impedance level which minimizes the influ- 
ence of parasitic capacitances, leading to good high frequency per- 
formance. Another is the dynamic current range achievable even 
with low supply voltages. In bipolar technology it is obvious that 
large currents can be achieved in spite of low supply voltages be- 
cause of the exponential relation between the collector current and 
the base-emitter voltage of a bipolar transistor. For MOS, the basic 
device equation is not quite as favourable with respect to the dy- 
namic current range. 
In this paper we will present an analytical investigation of the 
theoretical limits to the dynamic range in a CMOS current mode 
system. As a representative building block for current mode sys- 
tems we have selected a CCII+ current conveyor [2] and we have 
examined the dynamic range of a class AB CMOS current con- 
veyor implementation. The maximum output range is related to 
other important properties such as noise, bandwidth and distor- 
tion. Emphasis will be on the current mode input and output of 
the conveyor since we are mostly interested in characterizing the 
device with respect to current mode signal processing. However, 
for completeness a short description of the voltage follower stage 
will be given. For the purpose of the analysis we have selected 
the well-known basic class AB implementation of a CCII+ con- 
veyor shown in fig. 1. This configuration forms the basis for many 
other implementations of CMOS current conveyors and the analy- 
sis given here is with few modifications relevant also for improved 
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Figure 1. Class AB CMOS current conveyor 
configurations such as configurations utilizing cascode transistors 
[3]. We assume that the conveyor has been designed such that 
p = pCoz matches for relevant N-channel and P-channel tran- 
sistors (e.g. M1 and M3), and we assume VTN = -VTP = VT. 
Also, VDD = -Vss. 
2. VOLTAGE INPUT RANGE 
The voltage input range is determined by the Y to X voltage fol- 
lower which is essentially just a complementary source follower. 
For maximum voltage range the output current sensing mirrors 
(Ml-M2 and M3-M4) should be designed such that there is room 
for their input gate-source voltages and the drain-souce voltages of 
M5 and M6 within the supply voltage limits. To a first order ap- 
proximation this is achieved if = p3 2 ps = p5. Since the 
maximum gate voltage of M6-M7 is VDD - Katq where Xatq  = 
d m  is the saturation voltage of M9, the maximum input volt- 
age is VDD - Vsatq - VGS7 = VDD - VT - 2Vsat, where we 
have assumed the same saturation voltage at the bias current level 
IQ in M9 and M7. Similarly, we find a minimum input voltage of 
With an X input current ix # 0 the voltage range of the voltage 
follower is reduced because there must be room for the gate-source 
voltage of M5 or M6 within the supply voltage limits. Thus, the 
VSS + VT + 2 K u t q .  
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maximum Y input voltage is 
vY,maz = V D D  - lvGS5l + VT + X a t q  
= V D D  - Katq(/%- 1) (1) 
assuming that I x , ~ ~ ~  >> IQ. 
A similar equation applies for V Y , ~ ~ ~ .  
Thus, in order to achieve a large Y-X voltage range one should 
select large supply voltages and large values of P for the transistor, 
i.e. wide transistors. 
A significant improvement of the Y to X voltage range can be 
achieved by using a voltage follower based on a rail to rail CMOS 
opamp configured as a unity gain amplifier with output current mir- 
roring for the X to Z signal path. 
We also note a constraint on the minimum useful supply voltage: 
VDD must be large enough to leave room for a gate-source voltage 
plus a saturation voltage, i.e. 
VLJD 2 VT + 2 x a t q  (2) 
or 
(3) 
The minimum value of P characterizes the transistor geometries 
which will utilize all of the available voltage for the gate-source 
voltage. This leaves no room for signal swings, so in practice a 
value of p significantly larger than the minimum value must be 
used. When ,6 is increased, the gate-source voltage and the satu- 
ration voltage decreases which allows room for signal swing. It 
should be mentioned that if P is increased very much the gate- 
source voltage approaches the threshold voltage and at some point 
the transistors may go into weak inversion. The following analysis 
applies only to the situation where the transistors remain in strong 
inversion and where a standard Shichman-Hodges transistor model 
[4] can be used. 
In the analysis above we have neglected the bulk effect on the 
source follower transistors M5-M8. The bulk effect increases the 
effective value of VT for these transistors, further limiting the volt- 
age swing. Also, we have assumed single transistors. In practice, 
cascodes will often be used in configurations such as the one shown 
in fig. 1. In this case the saturation voltages are increased. With 
optimum biasing the saturation voltage of a low voltage cascode is 
twice the saturation voltage of a single MOS transistor [5] and the 
minimum value of P is four times the value given by (3). 
Pmzn = 8IQ/(vDD - vT)2 
3. CURRENT INPUT RANGE 
The current input range is determined by the complementary cur- 
rent mirror Ml-M2, M3-M4. The input range depends on the volt- 
age at the Y input. The maximum input current into M1 or M3 
is limited by the gate voltage available. Assuming for instance 
ix > 0 and zly = 0 the gate-source voltage available for M1 is 
~VSS I -Katq and the maximum input current is limited by 
(4) 
With a design for minimum supply voltage, i.e. IQ, VDD and ,f3 
P 
101 = -(~vssl- Vsatq - vT12 2 
related by (3) we find 
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Figure 2. Current input range versus transistor size 
This is in fact equal to IQ so for this design there is no room for an 
input current when all transistors are required to operate in satura- 
tion. In order to obtain a design which can operate in class B i t  is 
necessary to increase P above the minimum value given by (3). A 
larger value of p will decrease the saturation voltage to 
and this leaves room for more signal voltage swing at the gate of the 
mirror transistors. Class B operation is achieved for IIx I > 41Q 
[6] and in this situation (4) can be rewritten into 
This relation is depicted graphically in fig. 2. 
With WY # 0 the gate voltage available for the mirror transistors 
M 1 and M3 is increased for one of the mirrors and decreased for the 
other. However, the increase in available gate voltage is note very 
useful because it is accompanied by a shift of the X input voltage 
due to the voltage follower from Y to X. This makes it impossible 
to create the gate-source voltage required by M5 or M6 because the 
X input cannot be taken above or below the positive and negative 
supply rail, respectively. Hence, in practice a voltage at the Y input 
would limit the current input and output range to a useful range of 
Obviously, in order to obtain a large current range one should 
select large supply voltages and large values of for the transistors, 
i.e. wide transistors, just as was the case for the voltage input range. 
For the current buffer it is not easy to envisage configurations 
which can extend the current range because, essentially, the current 
must come from a MOS transistor which has a limited gate voltage 
available. 
4. NOISE LEVEL 
In order to evaluate the current range it can be compared to the 
noise current present at the output of the conveyor. 
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The output noise current comes from M1, M2, M3 and M4 
whereas M5 and M6 do not contribute to the noise. Thus, the out- 
put noise power (thermal noise) is given by 
We might relate this to the available signal output power given by 
IkaZ.2 to calculate a signal to noise ratio. This yields (after some 
calculations) 
Apparently, the SNR depends strongly on P and also on the sup- 
ply voltage and quiescent current. A theoretical worst case situa- 
tion is @ = Pmin which results in 
3 IQ(VDD-VT) SNR,, = - 256 k T . d f  (11) 
As an illustrative numeric example we may assume IQ = l p A  
and VDD - VT = 1V.  For a bandwidth df = l k H z  this yields a 
signal to noise ratio of about 95dB. Fig. 3 shows the improvement 
in signal to noise ratio which can be obtained by increasing P. 
It might be interesting to compare this noise performance to the 
noise performance of a voltage mode system. Let us for simplicity 
assume that a voltage mode system has a full swing range of &VDD 
and that the noise is dominated by the equivalent gate noise voltage 
from two input transistors (a differential pair). This would yield a 
signal to noise ratio given by 
where IQ and V,,t are the quiescent current and saturation voltage 
of the noise contributing transistors. Comparing (12) with (10) we 
see that in voltage mode 4VDD/Vsat takes over the P-dependence 
found in the current mode situation. Apparently, there is no in- 
herent, fundamental advantage to be obtained from neither voltage 
mode, nor current mode, and in both cases a good signal to noise 
ratio is obtained by using a large supply voltage, a large supply cur- 
rent and wide transistor to keep high and Vsat low. 
5. BANDWIDTH CONSIDERATIONS 
In addition to the noise considerations, the X to Z buffer may be op- 
timized for speed. An essential parameter to consider with respect 
to speed optimization is fT = gm/(27rc,) for the mirror transis- 
tors since the maximum limit to the pole of the mirrors is f ~ / 2 .  The 
P-channel mirror will be the limiting mirror in the complementary 
current mirror. For this we find 
where 
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Figure 3. Signal to noise ratio versus transistor size 
Obviously, a high frequency is obtained by using short transis- 
tors, a small value of ,B and a large supply voltage. 
Often in practice, the input capacitance to the mirror is domi- 
nated by the parasitic drain capacitances CD of M3 and M6 rather 
than the gate capacitances. In this case we find a frequency limit 
given by 
The parasitic capacitance CD depends on the lay-out style. If 
CD is independent of ,B, a large bias current is an advantage and ,8 
can also be selected to be large. Often, however, CD can be consid- 
ered proportional to the transistor channel width W in which case 
(15) can be rewritten into 
where 
i.e. the same lay-out dependence as found when C, is limiting the 
frequency response. 
In the expressions above the transistor channel length L has been 
assumed- fixed, i.e. the design parameter for modifying /3 is the 
channel width W .  
It might be instructive to consider the signal to noise ratio 
achieved over the full bandwidth of the current buffer. 
From (10) and (13) we get 
For a quiescent current of 1 p A  and a channel length of l p m  this 
leads to a signal to noise ratio of about 34dB for a design with 
P = Pmzn. The signal to noise ratio increases with increasing P 
as shown in fig. 4. 
We see that there is a trade off between noise performance and 
bandwidth. In order to improve noise performance, p should be 
selected large whereas the highest possible bandwidth limitation is 
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Figure 4. Full bandwidth signal to noise ratio versus transistor size 
obtained from a small value of p. It is also noteworthy that a large 
supply voltage and a large quiescent current is advantageous both 
for bandwidth and for noise performance.Obviously, the signal to 
noise ratio over the full bandwidth is not impressive, so normally 
some other form of bandwidth limitation than the inherent high fre- 
quency limit must be imposed in order to obtain a reasonable signal 
to noise ratio. 
6. DISTORTION 
There are several sources of distortion in the current buffer stage 
of the conveyor [7]. The most important one is electrical mismatch 
due to different operating conditions for the input and output tran- 
sistors in the current mirrors. This can be eliminated by proper 
cascoding techniques and if suitable low voltage cascode types are 
used it  will not severely affect the maximum output range of nei- 
ther the voltage buffer nor the current buffer. Even with the elec- 
trical mismatch eliminated, some distortion remains due to statis- 
tical mismatch of the current mirror transistors. It has been shown 
recently [6] that the mismatch induced distortion can be estimated 
from 
T H D =  /- Vsatq (19) 
For the distortion to be minimized it is obviously necessary to se- 
lect large geometries in order to minimize A p  and AVT. For a con- 
veyor designed for low voltage operation the saturation voltage will 
normally have to be selected so small that the second term in (19) 
will be dominant. In this case (19) simplifies to 
Now, AVT can often be considered to be inversely proportional 
to the transistor area [8], so with a constant channel length L and 
the channel width W as the variable design parameter, AVT is in- 
versely proportional to while d K  is proportional to 
fl. This implies that to a first order approximation the total h a -  
monic distortion is independent of the channel width, and the chan- 
nel width may be designed to give the desired output current range 
and signal to noise ratio. For large values of the gate area AVT 
tends to saturate [9] and in this situation the distortion will increase 
if the channel width is increased to obtain a larger output current 
range. 
7. CONCLUSION 
We have examined the maximum current range achievable for con- 
ventional class AB CMOS current conveyor implementations and 
we have discussed the optimisation of the current conveyor with re- 
spect to dynamic range over a frequency range. In the discussion 
we have included trade offs between noise, dynamic range, band- 
width, and distortion. It is found that the supply voltage and the 
transistor p are crucial parameters in all of the optinnisations. A 
higher supply voltage leads to better performance in all respects. It 
is also found that there are conflicting requirements between noise 
optimisation and bandwidth optimisation because the noise optimi- 
sation calls for a small value of saturation voltage (wide transis- 
tors) whereas a good high frequency performance is achieved with 
a large saturation voltage. Concerning distortion, the optimisation 
for dynamic range and noise will only have second order effects on 
the distortion introduced by device mismatch. 
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